Increasing the quantizer resolution in a delta-sigma modulator can increase SNR, improve stability and reduce integrator power consumption. However, each added bit of quantizer resolution causes an exponential increase in the power dissipation, required area and complexity of the dynamic element matching (DEM) circuit required to attenuate DAC mismatch errors. This paper discusses the prospect of using a segmented feedback path with coarse and fine signals to reduce DEM complexity for modulators with large internal quantizers. Consequences of segmentation are presented, along with two potential solutions: one that uses calibration to cancel mismatch between coarse and fine DACs, and another that frequency-shapes this mismatch error. Analysis and behavioral simulation results are presented.
INTRODUCTION
The delta-sigma ( ) modulator has traditionally been a popular ADC architecture for low-frequency, high-resolution applications such as digital audio and high-precision instrumentation [1] - [3] . Recently, signal bandwidths of ADCs have been extended into the MHz range for digital communications applications while maintaining high resolution [4] , [5] .
The three major factors contributing to the overall resolution in ADCs are oversampling ratio (OSR), modulator order, and the number of internal quantization levels. As each is increased, the theoretical resolution of the ADC is increased. However, the complexity, power dissipation, and required chip area also increase.
Initially, internal quantization in ∆Σ modulators was strictly two-level (one bit) to insure linearity of the feedback DAC. Because the feedback DAC must maintain an accuracy equal to the overall required ADC accuracy, multibit modulators were originally impractical. Multibit modulators are now feasible due to the development of various noise-shaping algorithms (generally called "Dynamic Element Matching" or DEM), which shape the noise generated by DAC unit-element mismatch, shifting it to higher frequencies which are out of the band of interest.
Increasing internal quantization levels beyond five or six bits improves SNR but presents significant challenges. Both the internal quantizer and the DEM logic grow exponentially in complexity, size, and power dissipation as the internal quantizer resolution increases.
Using a coarse/fine ADC is a logical alternative for reducing quantizer power. A folding ADC could provide quantization above eight bits while still maintaining the low latency required of the internal quantizer. Recent work has also shown that it is possible to incorporate two-step ADCs within a single-loop modulator, permitting lower-power quantizers while maintaining loop stability [6] , [7] .
Efficient DEM algorithms are needed to accommodate the high level of quantization achieved with folding, two-step, or other coarse/fine quantizers. Research has shown that DEM algorithms based on a tree structure can be adapted for segmented DEM systems [8] . An approach was desired, however, that utilizes the more prevalent data-weighted averaging (DWA) or "barrel-shifting" DEM method in search of a potentially simpler solution.
This paper will present two architectures that permit the use of DWA with a coarse/fine quantizer. In Section 2, the problems associated with applying traditional DEM algorithms to a segmented coarse/fine DAC structure are discussed. Two methods to overcome these problems are then presented: an inter-bank calibration approach in Section 3, and a noise-shaped segmentation method in Section 4. Behavioral simulation results that explore the performance of these methods in the presence of DAC element mismatch are included.
DEM WITH COARSE/FINE SEGMENTATION
An initial approach to interface DEM with a coarse/fine quantizer is to perform DEM independently on the coarse and fine DAC banks as illustrated in Figure 1 . With this method there is no need to encode the coarse and fine thermometercoded signals generated by the quantizer, resulting in simple and fast feedback path circuitry. The quantizer produces a total of N (N=N C +N F ) bits; N C bits for the coarse signal and N F bits for the fine signal. The output of the coarse quantizer stage is divided by to represent the binary right shift by N F ; this is because the coarse output is the N C most significant bits of an N-bit signal.
The coarse and fine ADC outputs are applied to two DACs using smaller, independent DEM circuits, reducing DEM complexity significantly. The coarse DAC transfer function is weighted by times that of the fine DAC to insure that the original place values are preserved. However, since this weighting depends on the size of the unit elements involved, a gain mismatch, 1 , will be present. Ideally the quantization noise Q C will cancel when the coarse and fine signals are summed together at the modulator input. However, because of the gain mismatch between the DACs, the coarse quantization error will not completely cancel and will be transmitted to the output.
The output Y of the ADC in Figure 1 can be shown to be:
For comparison, a non-segmented (single-path) approach would lead to:
Equation (1) shows that the coarse/fine system has an error term present in addition to normal quantization noise. This additional error is scaled by the mismatch term and is not frequencyshaped. The exact value of changes with each clock cycle due to the DEM. Its magnitude depends on the mismatch between coarse and fine DACs, which is a function of mismatch between unit elements. For realistic unit-element mismatch values, the error term remains large enough to significantly affect the SNR of the system. Simulations show that a second-order ADC with an OSR of 20 and a unit-element mismatch of 1.0% has an SNR of 84dB as compared to almost 99dB for the same modulator with a traditional non-segmented DEM/DAC system.
Although each DAC transfer function changes with each cycle, the use of DEM with oversampling justifies analysis using the average of the DAC gain over time, A . For an N-bit fully differential DAC with M=2 N -1 unit elements, each of value D i , the output corresponding to an input code of n is equal to:
The difference between two successive input codes is then given by:
Since the DAC gain is equal to the average slope of the transfer function, the average gain of the DAC ( A ) can be written as:
where 2D ref represents the ideal output step size (corresponding to an input LSB change) and i D is the average unit element value.
Equation (5) states that the average gain of the coarse and fine DACs is equal to the (normalized) average element size. Thus, to minimize and prevent coarse quantization noise leakage, it is suspected that only the average element values must match (with a F N 2 :1 ratio) between DACs. Behavioral simulations confirm that this is the case, as will be shown in the next section.
CALIBRATION METHOD
In an attempt to measure and match the average element values between coarse and fine DACs, a start-up calibration procedure can be used as shown in Figure 2 . During calibration, the connection from the coarse/fine ADC to the feedback path is broken and a single-bit path, immune to mismatch, provides modulator feedback. A fixed, DC test signal is presented to the coarse and fine DACs through the DEM circuitry. The modulator input is grounded, and the output is sent to an averaging sync k filter for measurement. The output is measured for each DAC individually, with the other DACs disconnected from the circuit. The relative measurement between coarse and fine DAC banks can then be used to make the necessary adjustment to match the ratio of the average DAC element values. Simulations show that the calibration routine must measure coarse and fine average capacitor values to within 2.5% of their nominal values keep SNR penalties below 2 dB. This means that the one-bit modulator must measure the calibration signal to within 0.025· Correction must be applied to one of the DACs to force average element matching. Due to the averaging effect of the DEM algorithm, the required adjustment does not have to be added to all the unit elements in the bank. Simulations show that it is sufficient to manipulate a single fine unit element to achieve the required average unit element ratio. Similarly adjusting a coarse bank element is not effective; two possible explanations for this are as follows: 1) the mismatch between coarse bank elements can increase, reducing the effectiveness of coarse-bank DEM, and 2) the coarse DAC input data is more strongly patterned than the fine DAC input data, therefore DEM averaging is performed less efficiently in the coarse DAC. A distinct advantage of the calibration method is the low complexity of the feedback path. For an 8-bit quantizer, two independent 4-bit DEM implementations are required. These DEM algorithms can be constructed so that only a four-stage pass-gate structure is required in the signal path to shuffle the thermometer-coded ADC outputs [9] . Thus both the complexity and the timing delay of the digital feedback path are minimal. The necessity of having a separate calibration mode is a drawback; however, a background calibration routine may be possible by using an out-of-band DAC test sequence as proposed in [10] . The size and complexity of the calibration circuitry can be another drawback, as there will be a lot of control and implementation logic. Figure 3 shows simulation results for both calibrated and uncalibrated systems for various unit-element mismatch percentages. An 8-bit (4 coarse, 4 fine), second-order modulator was used with an OSR of 20. The reference case represents a non-segmented DAC with 8-bit DEM. Element sizes were selected assuming that coarse element percent mismatch was (2 4 ) 1/2 times lower than fine element mismatch due to the 2 4 sizing ratio. SNR calculations were averaged over 11 runs, choosing new element values randomly for each run. For the uncalibrated system and 1% mismatch, using independent coarse/fine DEM results in a 14.5 dB degradation in SNR from the ideal case. For the calibrated simulation, one of the fine DAC elements was adjusted to correct the gain ratio between the coarse and fine DACs. This small adjustment achieved an SNR within 0.5dB of the reference case. (Note that this did not take into account errors in applying the adjustment.)
NOISE-SHAPED REQUANTIZATION (REQ) METHOD
The mismatch error between coarse and fine banks can be noiseshaped if the coarse quantization is performed within a modulator. This method was proposed in [11] for a DAC; this work extends this concept to ADCs. In a ADC with a coarse/fine quantizer, the MSB and LSB signals can be combined and requantized using a first-order digital modulator as shown in Figures 4 and 5 . Referring to Figure 5 , the digital coarse and fine signals from the quantizer are first concatenated to form an N-bit signal. This signal is then requantized to N C bits using a digital first-order modulator. The coarse signal is subtracted from the original N-bit signal to form the new fine signal, comprised of N F +1 bits. After requantization, the new coarse and fine signals are:
Signals Y C ' and Y F ' then pass through independent DEM blocks and DACs and are summed at the input of the modulator. With first-order requantization (ReQ), this error signal, which is not completely cancelled due to coarse/fine DAC mismatch, is shaped away from the signal band. The output of the system of Figure 1 with ReQ applied becomes:
which shows that that the coarse quantization noise leakage is first-order shaped. Simulations show that higher-order ReQ is not necessary; first-order ReQ suppresses coarse/fine mismatch errors below the noise shaped by DEM within each DAC. Although the need for calibration is eliminated, the ReQ method contains several minor drawbacks. An extra fine bit is required because of the final addition operation in Figure 5 , requiring a slightly larger DEM and DAC implementations. The total number of bits of information is still the same (N bits); the coarse and fine signals Y C ' and Y F ' overlap by one bit. Another potential drawback is a slight reduction in signal range due to the possibility of overflow in the ReQ circuitry. For the secondorder system simulated, no overflow occurs if the input is limited to 90% of full scale. The required digital circuitry added to the modulator feedback path represents a final drawback for the ReQ method. As can be seen from Figures 4 and 5, the overall delay through the feedback path is determined by a thermometer-to-binary encoder, two adders for the ReQ algorithm, a binary-tothermometer decoder, and DEM shuffling circuitry. If a folding ADC quantizer is used, a full half clock cycle (less the ADC comparator latching time) is available for this digital computation. Recent developments show that a two-step ADC architecture can be used while still allowing this same amount of propagation time for the logic [6] , [7] . Current design of a 50-MHz system employing this method has begun, and simulations show that the entire digital path delay should be less 7 ns in 0.25-µm CMOS. As CMOS technology scales, the delay through the digital feedback path will further decrease, permitting faster clock rates. Figure 6 compares the performance of the calibration and ReQ methods against the ideal (single DEM) case. Again, a (4+4)-bit, second-order modulator with an OSR of 20 was used, and the coarse and fine percent mismatches were scaled assuming a 16:1 size ratio between coarse and fine elements. For the case of 1% fine element mismatch, the ReQ method achieves an average SNR of 97 dB, which is only 1.5 dB less than the full 8-bit DEM case. SNR performance of the calibration method is much better than the ReQ method, but the calibration simulations did not take into account some important sources of error in applying the calibration, which can lower its performance.
CONCLUSION
High levels of internal quantization can provide improvements in SNR, stability, and integrator power consumption in ADCs. Partial segmentation of the internal quantizer signal combined with either the calibration or ReQ methods discussed in this paper allow for larger internal quantizers without the exponential increase in DEM logic, while still maintaining performance close to the alternative non-segmented (single path) system.
As CMOS technology continues to scale, digital logic becomes faster and consumes less power. By using digital logic to correct some of the problems with high internal quantization in DACs, some of the heavy design burden is moved from the analog realm to the digital. With future advances in technology scaling, the design of faster, higher-resolution and more power-efficient ADCs will be feasible.
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